

Realization of FPGA Based PID Controller for Speed Control of DC Motor Using Xilinx SysGen

Akanksha Somani^{1(✉)} and Rajendra Kokate²

¹ Maharashtra Institute of Technology, Aurangabad, Maharashtra, India
akanksha_somani@rediffmail.com

² Government College of Engineering, Jalgaon, Maharashtra, India
rdkokate@gmail.com

Abstract. PID controllers can be designed using analog and digital methods; digital PID controllers are most significantly used in the industries. FPGA based PID Controllers are preferred because of their improved settling time and are small in size, consume power efficiently and provide high speed of operation compared to software based PID controllers or microprocessor/microcontroller based PID controllers. The effort has been taken to implement the digital PID controller using FPGA device based on multiplier principle, which is implemented using MATLAB Simulink and system generator. The controller is designed for speed control of dc motor and implementation is accomplished on Xilinx Spartan 3 FPGA chip to achieve the settling time of 10 s this shows 5 s early settlement compared to basic PID controller. The resources consumption of the scheme is also presented.

Keywords: Proportional Integral Derivative (PID) · Field Programmable Gate Array (FPGA) device · System generator (SysGen)

1 Introduction

An industrial control system is divided in two areas a plant and a unit required to control the behavior of plant i.e. plant is the utility which is controlled by the controller [1]. There are various controllers available to control the plant like proportional, derivative and integral controller separately or in the combination, amongst them Proportional Integral Derivative controller is one of the most utilizable type of feedback controller which is used for controlling the dynamic plants [2]. The digital PID controller can be implemented using microprocessors, microcontrollers or programmable logic controllers (PLC), but the drawback of these systems is the speed of operation, as the more time is required to fetch, decode, execute the code. Wherein FPGA based systems poised to be simpler and they provide high processing speed and high reconfiguration level [2]. A FPGA deals with high clock frequency, accuracy and programmable features, has noteworthy returns compared with various types of controllers. Moreover, an FPGA-based system can process signals from different kinds of sensors and FPGA development boards are often equipped with high number of input pins and they are easily available

at cheaper price. In the proposed FPGA-based system, Xilinx® XC3S400 FPGA works as the foundation of the system. The system is designed using Simulink and then hardware is realized in Xilinx by programming with Very-High-Speed Integrated Circuit Hardware Description Language (VHDL). Thus system achieve the better settling time by controlling the speed of dc motor wherein this is achieved by parallel, operations and architectural design of digital controllers [7].

The paper is focused on the design of FPGA based digital PID Controller with multipliers; the computations are performed using multipliers [1].

2 PID Controllers

The PID controller is combination of proportional, integral and derivative control. The design needs basic mathematical operations, based on the increase in complexity and this has been overcome to some extent by using the digital PID controller [2].

The general PID equation is given as:

$$u(t) = K \left(e(t) + \frac{1}{T_i} \int_0^t e(t)dt + T_d \frac{de(t)}{dt} \right) \quad (1)$$

Where,

$e(t)$ = Error signal

$u(t)$ = Command signal

K = Gain or proportional gain

T_i = Integration time or rise time

T_d = Derivative time.

System wherein the PID controller is operating as feedback element is shown in Fig. 1, where Proportional, integral and derivative controller works with feedback loop. The PID controller is defined by Eq. 1, in which e is the error signal which is sent to PID controller. The signal passed to system is combination of proportional, integral and derivative terms related to error signal.




Fig. 1. PID based feedback control system

A proportional term helps to cut down the rise time, but it never get rid of the steady-state error, while an integral term eliminate the steady-state error, but it could show the worst transient response and a derivative term enhances the stability of the system, reduce the overshoot, and improves the transient response [3].

PID controller feedback control system implemented using Simulink is shown in Fig. 2.




Fig. 2. PID controller with feedback using Simulink

Taking laplace transform of Eq. (1) we get

$$U(s) = K \left(E(s) + \frac{1}{sT_i} E(s) + sT_D E(s) \right) \quad (2)$$

$$U(s) = KE(s) \left(1 + \frac{1}{sT_i} + sT_D \right) \quad (3)$$

Where, if $K = K_P$, then $K_I = K_P/T_i$ and $K_D = K_P T_D$. Then the equation can be rewritten as [1]

$$U(s) = K_P E(s) + \frac{K_I}{s} E(s) + K_D s E(s) \quad (4)$$

To take in the system by FPGA, the system is needed to be converted to discrete form this is achieved by transformation technique, and thus the continuous-time system is converted to discrete-time system [5],

$$D(z) = \frac{U(z)}{E(z)} = K_P + K_I \frac{T_s}{1 - Z^{-1}} + K_D \frac{1 - Z^{-1}}{T_s} \quad (5)$$

Where, T_s is the sampling time.

3 Plant Implementation

DC motors are usually very high-speed, revolving at several thousand revolutions per minute (rpm); they are simple to operate and their initial torque is large, because of




Fig. 4. Simulink implementation of various systems (basic PID controller, system without controller, multiplier based PID controller)

5 Results

The results of the model are presented in Fig. 5, where comparison between basic PID controller, system behaviour without PID Controller and multiplier based PID controller is presented. The graphical representation shows that Settling time of multiplier based PID controller is 5 s before the basic PID controller. Hence this design model will help to control the speed of dc motor efficiently.




Fig. 5. Output comparison for various PID controllers

The designed Multiplier based PID controller is synthesized using Xilinx ISE 10.1. The target device used to implement the design is Spartan 3 XC3S400 FPGA. The summary of resources utilized is presented in Table 2.

Design statistics: Minimum period: 5.031 ns (Maximum frequency: 198.768 MHz).

Table 2. Device utilization summary

	Used	Available	Utilization
<i>Logic utilization</i>			
Number of slice flip flops	40	7,168	1%
Number of 4 input LUTs	587	7,168	8%
<i>Logic distribution</i>			
Number of occupied Slices	328	3,584	9%
Number of slices containing only related logic	328	328	100%
Number of slices containing unrelated logic	0	328	0%
<i>Total number of 4 input LUTs</i>	624	7,168	8%
Number used as logic	587		
Number used as a route-thru	37		
Number of bonded IOBs	68	141	48%
Number of BUFGMUXs	1	8	12%
Number of RPM macros	4		

6 Conclusion

The current model achieves improved accuracy, compactness with time constraints by the effective use of FPGA and hardware utilization. The improved performance of multiplier based PID controller gives decrease in settling time as compared to the basic PID controller by 5 s. The future work implies to achieve effective resource utilization, less power consumption and increase in speed of operation with the use of DA based or multiplierless PID controller.

References

1. Gupta, V., Khare, K., Singh, R.P.: Efficient design and FPGA implementation of digital controller using Xilinx SysGen. *Int. J. Electron. Eng.* **2**, 99–102 (2010)
2. Khan, H., Akram, M.H., Khalid, I., Salahuddin, H., Aziz, A., Qureshi, A.: Comparative analysis and design of diverse realizations for FPGA based digital PID controller using Xilinx SysGen. *Int. J. Comput. Electr. Eng.* **4**(6), 908–911 (2012)
3. Soliman, W.G., Patel, V.P.: Modified PID implementation on FPGA using distributed arithmetic algorithm. *Int. J. Adv. Eng. Res. Dev.* **2**(11), 44–52 (2015)
4. Hock, O., Cuntala, J.: PID Regulator Using System Generator. University of Zilina, Faculty of Electrical Engineering, Department of Mechatronics and Electronics
5. Sravanthi, G., Rajkumar, N.: PID controller implementation for speed control applications using FPGA. *Int. J. VLSI Syst. Des. Commun. Syst.* **02**(06), 0364–0370 (2014)

6. Babuska, R., Stramigioli, S.: Matlab and Simulink for Modeling and Control. Delft University of Technology, Netherlands (1999)
7. Sultan, M., Siddiqui, M., Sajid, A.H., Chougule, D.G.: FPGA Based Efficient Implementation of PID Control Algorithm. In: International Conference on Control, Automation, Communication and Energy Conservation (2009)